

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/646,966		08/22/2003	David J. Corisis	2269-4814.2US (01-0040.02	1076
24247	7590	03/17/2005		EXAM	INER
TRASK BRITT P.O. BOX 2550				ZARNEKE, DAVID A	
	SALT LAKE CITY, UT 84110			ART UNIT	PAPER NUMBER
				2829	
			DATE MAILED: 03/17/2005		

•

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/646,966	CORISIS ET AL.					
Office Action Summary	Examiner	Art Unit					
	David A. Zarneke	2829					
The MAILING DATE of this communicati Period for Reply	on appears on the cover sheet with	the correspondence address					
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICATORY Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communicator of the period for reply specified above is less than thirty (30) dayone if NO period for reply is specified above, the maximum statutor Failure to reply within the set or extended period for reply will, the Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	FION. CFR 1.136(a). In no event, however, may a reption. ys, a reply within the statutory minimum of thirty (y period will apply and will expire SIX (6) MONTHOY statute, cause the application to become ABAI	ly be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).					
Status							
1)⊠ Responsive to communication(s) filed or	n <u>04 December 2003</u> .						
2a) This action is FINAL . 2b)	☑ This action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ⊠ Claim(s) <u>1-22</u> is/are pending in the appli 4a) Of the above claim(s) is/are w 5) ☐ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-22</u> is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction	ithdrawn from consideration.	*					
Application Papers							
9) The specification is objected to by the Ex 10) The drawing(s) filed on <u>22 August 2003</u> i Applicant may not request that any objection Replacement drawing sheet(s) including the	s/are: a)⊠ accepted or b)□ obje to the drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).					
11) The oath or declaration is objected to by							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for f a) All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International I * See the attached detailed Office action for	uments have been received. uments have been received in App e priority documents have been re Bureau (PCT Rule 17.2(a)).	olication No eceived in this National Stage					
Attachment(s)							
1) Motice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date							
2)	(SB/08) 5) Notice of Info	ormal Patent Application (PTO-152)					

Art Unit: 2829

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 18 is rejected under 35 U.S.C. 102(b) as being clearly anticipated by Golshan et al., US Patent 5,384,488.

Golshan (figures 1 and 4) teaches a rerouting element for use with a semiconductor device, comprising:

a base substrate [38 and 40];

a plurality of conductive vias [42] positioned adjacent at least two peripheral edges of said the base substrate, each conductive via of said the plurality of conductive vias being located so as to align with a corresponding, peripherally located bond pad [16] of the semiconductor device upon assembly of-said the rerouting element with the semiconductor device;

a plurality of conductive traces [18 & 48]; and

a plurality of contact pads [26], each conductive trace of said the plurality of conductive traces extending from a corresponding conductive via toward at least one other peripheral edge [20 & 22] of said the base substrate to a corresponding contact pad of said the plurality of contact pads.

Art Unit: 2829

Claims 18, 21 and 22 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Akram et al., US Patent 6,072,236.

Akram (figures 6 and 7) teaches a rerouting element for use with a semiconductor device, comprising:

a base substrate [20];

a plurality of conductive vias [22] positioned adjacent at least two peripheral edges of said the base substrate, each conductive via of said the plurality of conductive vias being located so as to align with a corresponding, peripherally located bond pad [16] of the semiconductor device upon assembly of-said the rerouting element with the semiconductor device;

a plurality of conductive traces [114]; and

a plurality of contact pads [116], each conductive trace of said the plurality of conductive traces extending from a corresponding conductive via toward at least one other peripheral edge of said the base substrate to a corresponding contact pad of said the plurality of contact pads.

With respect to claim 21, Akram teaches the plurality of conductive vias are positioned adjacent to two adjacent peripheral edges of said the base substrate.

Regarding claim 22, Akram teaches each contact pad of said the plurality of contact pads is positioned adjacent to at least one of two other adjacent peripheral edges of-said the base substrate (figure 6).

Art Unit: 2829

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Haba et al., US Patent 6,376,904, in view of Akram et al., US Patent 6,072,236.

Haba (figures 10-13) teaches semiconductor device assembly, comprising:

Art Unit: 2829

a first semiconductor device [1002] including a surface with a plurality of centrally located bond pads;

a rerouting element positioned over-said the first semiconductor device, said the rerouting element comprising:

a base substrate [1104];

a plurality of conductive vias [1008] located so as to align with a corresponding, centrally located bond pad of the first semiconductor device upon assembly of said the rerouting element with the first semiconductor device;

a plurality of conductive traces [1012]; and

a plurality of rerouted bond pads [1010], each conductive trace of said the plurality of conductive traces extending from a corresponding conductive via of the plurality of conductive vias toward at least one peripheral edge of said the base substrate to a corresponding rerouted bond pad of said the plurality of rerouted bond pads;

and

a second semiconductor device positioned over a portion of said the rerouting element, each of said the plurality of rerouted bond pads being exposed beyond a periphery of said the rerouting element (figure 13).

Haba fails to teach the first semiconductor device with a plurality of peripherally located bond pads and a rerouting element with vias located over the peripherally located bond pads and rerouting these bond pads to at least one other peripheral edge of the rerouting element.

Art Unit: 2829

Akram (figures 6, 7 & 10) teaches chips with peripherally located bond pads [16] a rerouting element for use with a semiconductor device, comprising:

a base substrate [20];

a plurality of conductive vias [22] positioned adjacent at least two peripheral edges of said the base substrate, each conductive via of said the plurality of conductive vias being located so as to align with a corresponding, peripherally located bond pad [16] of the semiconductor device upon assembly of-said the rerouting element with the semiconductor device;

a plurality of conductive traces [114]; and

a plurality of contact pads [116], each conductive trace of said the plurality of conductive traces extending from a corresponding conductive via toward at least one other peripheral edge of said the base substrate to a corresponding contact pad of said the plurality of contact pads.

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the chip with peripherally located bond pads and the rerouting element of Akram in the invention of Haba because this allows the stacked package of Haba to be used with different chip types having bond pads located in different locations than the ones taught by Haba.

Regarding claim 2, Akram teaches each rerouted bond pad of said plurality of rerouted bond pads is located laterally adjacent a periphery of said the first semiconductor device (figure 6).

Art Unit: 2829

With respect to claim 3, Akram teaches each rerouted bond pad of said the plurality of rerouted bond pads is located adjacent a single edge of said the first semiconductor device (figure 6).

As to claim 4, Haba teaches a carrier substrate [420].

In re claim 5, Haba teaches the first semiconductor device is secured to said carrier substrate (figure 13).

Regarding claim 6, Haba teaches the carrier substrate comprises at least one of a circuit board, an interposer, another semiconductor device, and leads (5, 41+).

With respect to claim 7, Haba teaches the at least one rerouted bond pad is in communication with a corresponding contact area of the carrier substrate (figure 13).

As to claim 8, Haba teaches a discrete conductive element positioned between the at least one rerouted bond pad and said the corresponding contact area (figure 13).

In re claim 9, Haba teaches the discrete conductive element comprises at least one of a bond wire, a tape-automated bond element trace, and a lead (figure 13).

Regarding claim 10, Haba teaches another rerouting element on a bond padbearing surface of the second semiconductor device (figure 13).

With respect to claim 11, Haba teaches the second semiconductor device is oriented in staggered relation to-said the first semiconductor device (figure 13).

As to claim 12, while both Akram and Haba fail to teach the second semiconductor device is smaller than the first semiconductor device, the relative size of the first and second chip is an obvious matter of design choice. Design choices and

Art Unit: 2829

changes of size are generally recognized as being within the level of ordinary skill in the art (MPEP 2144.04(I), (IVA) & (IVB)).

In re claim 13, Haba teaches at least one additional semiconductor device positioned over-said the second semiconductor device (figure 13).

Regarding claim 14, Haba (figure 3A) teaches an encapsulant [425] protecting at least portions of said the first semiconductor device, the second semiconductor device, the discrete conductive element, and portions of the carrier substrate located laterally adjacent outer peripheries of the first and second semiconductor devices.

With respect to claims 15 and 16, while both Haba and Akram fail to teach the specific type of encapsulant, it would have been obvious to one ordinary skill in the art at the time of the invention to optimize the encapsulant to be a glob-top type encapsulant or a transfer molding compound (MPEP 2144.05).

As to claim 17, Haba teaches at least one external connective element [455] in communication with at least one bond pad of the first semiconductor device (figure 13).

Claims 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Golshan et al., US Patent 5,384,488, as applied to claim 18 above.

Regarding claim 19, though Golshan teaches the plurality of conductive vias are positioned adjacent all four peripheral edges of said the base substrate (3, 14+), it would have been obvious to one of ordinary skill in the art at the time of the invention to form the conductive vias on only 3 peripheral edges because, barring a showing of unexpected results, the placement of the conductive vias is an obvious matter of design choice. Design choices and changes of size are generally recognized as being within

Art Unit: 2829

the level of ordinary skill in the art (MPEP 2144.04(I), (IVA) & (IVB)). The location of the vias to be redistributed is not a patentable distinction.

Claims 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Golshan et al., US Patent 5,384,488, as applied to claim 18 above, and further in view of Akram et al., US Patent 6,072,236.

With respect to claim 20, Golshan, which teaches adjacent two peripheral edges, fails to teach each contact pad of said the plurality of contact pads is positioned adjacent to another, single peripheral edge of said the base substrate.

Golshan teaches each contact pad of said the plurality of contact pads is positioned adjacent to another, single peripheral edge of said the base substrate (figure 6).

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the contact pad placement of Akram in the invention of Golshan because it is a simple matter of design choice. The placement of the contact pad is obvious because its placement is determined by its final use. It would have been obvious to one of ordinary skill in the art at the time of the invention to place the contact pads on one edge as opposed to two edges because of the final design usage of the package. Design choices and changes of size are generally recognized as being within the level of ordinary skill in the art (MPEP 2144.04(I), (IVA) & (IVB)).

As to claim 21, Golshan, which teaches placement on all four sides (3, 14+), fails to teach the plurality of conductive vias are positioned adjacent to two adjacent peripheral edges of said the base substrate.

Art Unit: 2829

Akram teaches the plurality of conductive vias are positioned adjacent to two adjacent peripheral edges of said the base substrate (figure 6).

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the conductive via placement of Akram in the invention of Golshan because it is a simple matter of design choice. The placement of the conductive via is obvious because its placement is determined by the chip used. It would have been obvious to one of ordinary skill in the art at the time of the invention to place the conductive via on two edges as opposed to all four edges because of the design layout of the chip. Design choices and changes of size are generally recognized as being within the level of ordinary skill in the art (MPEP 2144.04(I), (IVA) & (IVB)).

In re claim 22, Akram teaches each contact pad of said the plurality of contact pads is positioned adjacent to at least one of two other adjacent peripheral edges of said the base substrate (figure 6).

Claims 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Akram et al., US Patent 6,072,236, as applied to claim 18 above.

Regarding claim 19, Akram, which teaches vias on only two edges, fails to teach the plurality of conductive vias are positioned adjacent three peripheral edges of said the base substrate (3, 14+).

It would have been obvious to one of ordinary skill in the art at the time of the invention to place contact pads on three edges as opposed to two edges because it is a simple matter of design choice. The placement of the contact pad is obvious because its placement is determined by its final use. It would have been obvious to one of

Art Unit: 2829

ordinary skill in the art at the time of the invention to place the contact pads on one edge as opposed to two edges because of the final design usage of the package. Design choices and changes of size are generally recognized as being within the level of ordinary skill in the art (MPEP 2144.04(I), (IVA) & (IVB)).

With respect to claim 20, Akram teaches each contact pad of said the plurality of contact pads is positioned adjacent to another, single peripheral edge of said the base substrate (figure 6).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David A. Zarneke whose telephone number is (571)-272-1937. The examiner can normally be reached on M-F 7:30 AM-6 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William Baumeister can be reached on (571)-272-1712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/646,966 Page 12

Art Unit: 2829

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ďavid A. Zarrieke

Primary Examiner

March 14, 2005